A child and the parent

Understanding parent class task invocation in SystemVerilog inheritance

This is an easy SystemVerilog question that tests your grasp of class inheritance and method resolution in object-oriented hardware verification. It targets candidates who need to work with testbench hierarchies where derived classes extend or override parent functionality.

The question probes whether you know the specific keyword syntax for disambiguating and explicitly calling a parent class method from within a derived class context. This is a foundational OOP concept in SystemVerilog that appears frequently in real testbench code, especially when a derived class needs to invoke parent setup, cleanup, or helper tasks before or after its own logic.

• Class inheritance and method overriding
• Scope resolution in object-oriented testbenches
• Task and function invocation semantics